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Advances in semiconductor technology, which have led to VLSI, are pro-
viding dramatic improvements in speed, cost and reliability of 
computer hardware components . However, in the future such improve-
ments (viz . faster and larger stores, faster processors etc) will be 
limited by 
l. the basic SISD (Serial Instruction - Serial Data) computer 
architecture , which has remained relatively unchanged from 
its original conception by Babbage in 1832 and its engineering 
specification by von Neumann in 1946 , and 
2. its means of implementation, which incurs the expensive over-
heads of printed circuit board layout, assembly and testing. 
In view of these restrictions it is expedient to channel semiconductor 
development towards experimentation with new computer architectures . 
Wafer-Scale Intearation1 (WSI) offers the possibility of departing 
from the von Naumann computer architecture and alleviating its 
implementation problems. By interconnecting the good chips on an 
undiced wafer , WSI provides a multiplicity of processing elements and 
bypasses the expensive stages of chip and printed circuit board 
manufacture. Whereas VLSI offers low-cost components at the sub-system 
level, WSI offers low-cost computer systems . Hence, traditional market 
pressures deter the speculative development of a range of VLSI chips 
in order to launch a radically new computer structure. However, WSI 
offers the integration of a new architecture in a single development. 
WSI has attracted computer system designers since its inception by 
Petritz2 as 'discretionary wiring' in 1967, and various such schemes 
have been considered since that time. Several techniques for selecting 
good chips emerge from this work. Discretionary wiring uses a second 
level of metallisation to interconnect those chips passing wafer probe 
tests. A model of the ALAP (Associative Linear Array Processor) 
proposed by Finnila and Love3, and based on discretionary wiring, has 
been built and tested by Hughes Aircraft. Another technique proposed 
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by Elmer, Tchon, Denboer, Frommer, Kohyama, Hirabayashi and Ngina4 , 
uses fusible links to avoid the expense of preparing a special 
metallisation mask for each wafer. Other techniques proposed by Catt5 
and Manning6 , use a standard metallisation mask, but each chip 
comprises fault tolerance logic which enables a chain of good chips to 
be created. A hardware model of the former has been investigated by 
Aubusson7 ' 8 at Middlesex Polytechnic. The common architectural feature 
of these WSI designs is the construction of a very long segmented shift 
register. 
Initial considerations indicate that WSI could provide the means of 9 implementing the Distributed Logic Memory originally proposed by Lee 
in 1962, modified by ~au11lO and Gains11 and extended by Savitt, Love 
and Troop12, Kisylia1 , Sturmanl4, LipovskilS, Wrightl6 , 17 , Beavanl 8 , 
Leal? and Lewinl6,18,19 . In view of this possibility , it is interesting 
to speculate on the infl uence WSI may have on Computer Architecture . 
At Bruhel University, the systems, software and application aspects of 
WSI. are being investigated in an ACTP funded contract . A class of 
distributed logic memories suitable for fabrication with WSI techniques 
has been identified and a software research vehicle is being constructed 
for experimental investigations . Two specific distributed logic 
memories based on a proposal by Catt2° have been specified for 
feasibility studies in text compression applications . This paper out-
lines the design philosophy , structural organisation and operational 
principles of a general member of the class of distributed logic 
memories for WSI fabrication. 
A DISTRIBUTED LOGIC MEMORY FOR WSI FABRICATION . 
The architecture of a machine suitable for fabrication with WSI is 
described below . The structure of this machine is not designed for a 
specific application , but is intended to illustrate the architectural 
potential of WSI distributed logic memories . 
The machine is a distributed logic memory , organised as a long string 
of identical cells (viz . processing elements) , interconnected by two 
communication lines , the ' fast line ' and the ' slow line ', which at the 
ends of the string are connected to a host processor as shown in Fig.l. 
The host processor acts as the source and sink of information (viz. 
instructions and data) for the communication lines. Information flows 
unidirectionally along the string and is processed bit- serially in 
in transit without recourse to an external processing unit. Thus , 
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each cell acts as a sink for information flowing from upstream cells 
and a source for dow~stream cells relative to its position in the 
string. Thus , the slow and fast line inputs (Si and F.) of each cell 
are coincident with the slow and the fast line outputs~(S and F ) of 
0 0 its upstream neighbour. 
Information on the lines is represented by fixed- length (viz. N-bits) 
instruction and data words. Each cell comprises storage for one data 
word in the slow line whereas the fast line supports a relatively 
unimpeded flow of instruction words. Thus, for each data word 
supported by the slow line, the fast line appears to support a 
sequence of instructions as indicated in Figures 2 and 3. 
A key feature of the machine architecture is its content-addressing 
capability and the instruction and data words are formatted accordingly. 
Each N-bit word comprises three major fie l ds, namely the tag field , 
the command field and the data field. Optional fields and special 
bits may be used to increase the operational capability of the machine. 
Instruction word 
data field command field tag field 
N - 1 0 
data field tag field 
N - 1 0 
Instruction execution is preceded by comparison of the tag fields of 
the instruction and data words. If there is a match in cell i, the 
operation specified in the co~and field of the instruction word is 
executed in that cell on the operands in the data fields of the 
instruction and data words and the result is sourced to the downstream 
cell i + 1. If the tags mismatch , then the instruction is not 
executed in cell i. Thus, instruction execution is conditional on the 
content of the tag field of data words as illustrated in Fig. 2. 
Each cell comprises two major functional units. 
1. the Information Flow Network (IFN) 
2. the Local Control Unit (LCU) 
as shown in Fig. 4. 
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The Information Flow Network {IFN) recognises instructions and where 
the contents of the tag field of an instruction word matches the 
contents of the tag field of the stored word, it routes the cell 
command to the Local Control Unit {LCU) which executes cell operations 
according to the state of a resettable counter which governs the timing 
within the cell. 
The IFN includes a 1-bit buffer for each of the fast lines and slow 
line inputs {F. and S.) and anN- bit serial-in , serial-out shift 
. h " h 1 "d1 1 1 f reg1ster w 1c prov1 es oca storage or an N- bit word. The IFN 
performs, 
1. Flexible routing of the different fields of the instruction 
and data words between the fast line, slow line and the 
shift register. 
2. arithmetic and logic operations on the data- fields of the 
stored data word and the incoming instruction word. 
The data word stored in the shift register of a particular cell can be 
moved relative to the data words in the shift registers of other cells 
as follows: 
1. Rotation of the data word within the shift register has the 
relative effect of progressing the word 'upstream'. 
2. Transferring the data word from the shift register to the 
fast line has the relative effect of progressing the word 
'down-stream '. 
CONCLUSIONS 
Wafer-Scale Integrationl-B {WSI) could provide a means of implementing 
cost-effective distributed logic memories which have been of interest 
for nearly 17 years. Although the hardware feasibility of WSI is not 
yet proven, sufficient work has been done to indicate that innovative 
wafer assembly and packaging techniques would lead to cost-effective 
WSI devices. Thus, it is interesting to speculate on the influence WSI 
distr-ibuted logic memories might have on computer architecture. 
In contrast to the von Neumann computer architecture , distributed logic 
memories are data-flow machines . The cpu of the former is specifically 
programmed to execute a sequence of operations on essentially unordered 
and implicitly addressed operands . Thus, the conventional machine is 
based on an ordered instruction-flow to an explicitly referenced single-
processor, such that only one operation can be performed on only one or 
two operands at any given time. However, the distributed lo0ic memory 
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supports a programmed data flow within which sequentially ordered 
operands are implicitly addressed and manipulated without reference to 
specific cells . Thus, the distributed logic memory is based on an 
ordered data-flow within an implicitly-referenced multi-processor 
string such that many different operations can be performed on many 
different operands at the same time. Consequently, WSI distributed 
logic memories are only suitable for those applications where large 
data blocks can be processed in transit. 
There are three application classes where a WSI distributed logic 
memory could be inserted in a data stream for 'on-the-fly' information 
processing. 
l. As a front- end processor., WSI distributed logic memories 
could be incorporated in the communication channels of 
computer nevworksfor special purpose tasks such as error 
detection, data compaction , code translation etc . 
2 . As a main-frame processor , the intrinsic parallelism of 
WSI distributed logic memories offers considerable benefits 
for string processing algorithms. Hence , WSI distributed 
logic memories should be well suited to sampled data processing 
(viz. signal correlation, digital filtering, fast fourier 
transform etc) and text string proces·sing (viz. text editing, 
lexical analysis etc.) However , it is unlikely that WSI 
distributed logic memories will benefit conventional main-
frame processing techniques involving random store accesses. 
3 . As a back-end processor WSI distributed· logic memories could be 
incorporated in peripheral equipment controllers for file 
searching updating and maintenance in support of data-base 
management and information retrieval systems. 
Although the application environment of WSI distributed logic memories 
is well developed the structural organisation and programming 
philosophy of such devices are still matters of research. Accordingly, 
software simulations , written in Pascal , of specific WSI distributed 
logic memory structures are under investigation at Brunel University. 
In addition, the feasibility of WSI distributed logic memories for 
on~line text compression, for efficient data communication and storage 
systems , is being investigated, as part of an ACTP funded contract . 
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